Worked alongside two other students to build both a single stage and multi stage processor capable of running MIPs assembly code using VHDL.
Designed two different processors: One using single step operations and the other using multiple step operations.